REFERENCES
SmartDIMM
PDG Proposal
http://design.ecs.psu.edu/SmartDIMM/PDG_refs.htm
[1]
The International Technology Roadmap for Semiconductors, SIA Semiconductor
Industry Association - 1997 Edition, ITRS - 1999 Edition, http://www.itrs.net/ntrs/publntrs.nsf
[2]
D. Landis, L. Roth, P. Hulina, L. Coraor, and S. Deno, “Evaluation of Computing in Memory Architectures for Digital
Image Processing Applications”, Proceedings
of the 1999 Intl. Conference on Computer Design, October 1999, pp. 146-151.
[3]
M. Gokhale, B. Holmes, K. Iobst. “Processing in Memory: The Terasys Massively
Parallel PIM Array”, IEEE Computer, April
1995 pp. 23-31
[4]
D. Patterson, T. Anderson, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, K. Yelick, “A Case for Intelligent RAM: IRAM”, IEEE Micro, April 1997 pp.34-44
[5]
D. Elliot, W. Snelgrove, M. Sturm, “Computational RAM: A Memory-SIMD Hybrid and its
Application to DSP”, 1992 Custom Integrated Circuits Conferencd, May 1992
pp.30.6.1-30.6.4
[6]
K. Murakami, K. Inoue, H. Miyajima,
“Parallel Processing RAM”, Nov.97, http://kasuga.csce.kyushu-u.ac.jp/~ppram
[7]
D. Landis, L. Roth, P. Hulina, L. Coraor, and S. Deno, “Computing
in Memory Architectures for Digital Image Processing”, Proceedings of the 1999 IEEE International Workshop on
Memory Technology, August 1999, pp. 8-15
[8]
R. Vemuri, R. Harr, "Configurable Computing: Technology and Applications", Guest
Editor's Introduction, IEEE
Computer, Vol.33, No.4, April 2000, pp. 39-40
[9]
S.
Haynes, J. Stone, P. Cheung, and W. Luk, “Video Image Processing with the Sonic
Architecture”, IEEE Computer, Vol.33, No.4, April 2000, pp. 41-49
[10] T. Callahan, J.
Hauser, and J. Wawrzynek, “The Garp
Architecture and C Compiler”, IEEE Computer, Vol.33, No.4, April 2000, pp. 41-49
[11] J. M. P. Cardoso H. C. Neto, ``Macro-based hardware compilation of Java bytecodes into a dynamic reconfigurable computing system'', in Proceedings of the 7th IEEE Symposium on Field Programmable Custom Computing Machines, April 1999.
[12] A. Murthy, N. Vijaykrishnan and A. Sivasubramaniam, 'How can hardware support Just-in-Time Compilation ?', Workshop on Hardware Support for Objects amd Microarchitectures for Java, pp. 15-19, October 1999.
[13] R. Radhakrishnan, N. Vijaykrishnan, L. K. John and A. Sivasubramaniam, 'Architectural Issues in Java Run-time Systems', International Conference on High Performance Computer Architecture, pages 387-398, Jan 2000.
[14] Virtual Interface Architecture Specification.
Version 1.0, Compaq, Intel and Microsoft Corporations, Dec 16, 1997,
available at http://www.viarch.org
[15]
S. Mukherjee, B. Falsafi, M. D. Hill, and D. A. Wood}, “Coherent Network Interfaces
for Fine-Grain Communication”, ISCA`96, May 1996, pp. 247-258
[16] S. S. Mukherjee and M. D. Hill, A Survey of User-level Network Interfaces for System Area Networks,#1340,Computer Sciences Department,Univ. of Wisconsin-Madison,February-1997
[17] Martin dePrycker,Asynchronous Transfer Mode: solution for broadband ISDN,Ellis Horwood publishers,West Sussex,England,1992
[18] N.J. Boden and others, Myrinet: A Gigabit-per-second Local Area Network, IEEE-Micro, 15-February, pp.29-36 1995
[19] T.von Eicken and A. Basu and V. Buch and W. Vogels, U-Net: A User-Level Network Interface for Parallel and Distributed Computing,Proc. ACM Symp. on Oper. System Priciples,December-1995
[20] S.Pakin and M. Lauria and A. Chien, High Performance Messaging on Workstations:Illinois Fast Messages (FM) for Myrinet,Proc. of Supercomputing,December,1995
[21] D.Garcia and W. Watson,Servernet,Proc. of the 1997 Parallel Computing, Routing,and Communication Workshop (PCRCW'97), June 1997
[22] S. Nagar and A. Sivasubramaniam and J. Rodriguez and M. Yousif,Issues in Designing and Implementing a Scalable Virtual Interface Architecture icpp00, pp.405-412, August-2000
[23] A. Krishnamurthy and K. E. Schauser and C. J. Scheiman and R. Y. Wang and D. E. Culler and K. Yellick,Evaluation of Architectural Support for Global Address-based Communication in Large Scale Parallel Machines, asplos96, pp.37-48, October-1996