Module Goals
Introduce “automated hardware synthesis”
- Goal is to show what synthesis is about at a high level
- Goal is not to teach how to do synthesis
Introduce and describe levels of synthesis
- Algorithmic
- RTL (aka Behavioral)
- Logic
Discuss available tool features
Present advantages and shortcomings in using synthesis
Indicate how synthesis fits into RASSP design methodologies