Module Outline (Cont.)

• Synthesis from VHDL

  • Examples from Mentor Graphics’ AutoLogic

• Using synthesis

  • Keys to success
  • Tool features
  • Entry points
  • Target technologies
  • Shortcomings

• Synthesis in RASSP

• Summary

Previous slide

Next slide

Back to first slide

View graphic version