Design Constraints
Use of synthesis requires identifying the important design constraints, e.g.:
- Time delays for and between significant events
- Area or package count upper bounds
- Maximum number of pins
- Upper bound on power consumption
- Upper bound on software run times
- Lower bound on reliability
- Lower bound on testability