Combinatorial Example Process with Intermediate Variable

ARCHITECTURE rt1 of ao IS
BEGIN
PROCESS (i0, i1, i2)
VARIABLE result: BIT
BEGIN
result := i0 AND i1;
o0 <= result OR i2;
END PROCESS;
END rt1;

Mentor Graphics Corp.

Previous slide

Next slide

Back to first slide

View graphic version

From [MGC94b]

This code also leads to the same AND-OR circuit as just described.

Since variable assignments take place immediately, this code is a more “natural” description than the intermediate signal version.