Clocked Register Definitions Using Sensitivity List
PROCESS (clk)
BEGIN
IF (clk = ‘1’) THEN
signal_out <= signal_in;
END IF;
END PROCESS;
Mentor Graphics Corp.
Previous slide
Next slide
Back to first slide
View graphic version
Notes:
From [MGC94b].