Clocked Register Definitions Using WAIT Statement
PROCESS
BEGIN
WAIT ON clk UNTIL clk= ‘1’;
signal_out <= signal_in;
END PROCESS;
Mentor Graphics Corp.
Previous slide
Next slide
Back to first slide
View graphic version
Notes:
From [MGC94b].