Logic after the Register VHDL Description
ARCHITECTURE rt1 OF example IS
SIGNAL temp : BIT := ‘0’;
BEGIN
latch: PROCESS
BEGIN
temp <= NOT i0;
WAIT UNTIL (clk = ‘1’);
END PROCESS latch;
o0 <= temp;
END rt1;
Mentor Graphics Corp.
Previous slide
Next slide
Back to first slide
View graphic version
Notes:
From [MGC94b].