Synthesis Entry Points

• High-level language description

  • E.g., VHDL, Verilog

• Tool-specific language description

  • May include parameterizable primitives

• Truth tables

  • May be in a form “borrowed” from another target technology, such as PLDs

• Logic equations

Previous slide

Next slide

Back to first slide

View graphic version

Largely from [MGC94a].