Synthesis Shortcomings
Design partitioning
- A difficult problem requiring much user interaction
Circuit timing estimates
- High-level synthesis tools must use pre-layout estimates which lose accuracy for large (e.g., gates) circuits
May be difficult to associate resulting design with original description