Hardware Synthesis Flow in COMET

[Vemuri94]

Multicomponent

Partitioning

Integration

Multichip

Synthesis

System

(MSS)

ASIC

Synthesis

(DSS)

FPGA

Synthesis

Procedural

Specification of

Hardware in

VSPEC/VHDL

Constrains

in VSPEC

Target

Architecture

Behavioral

Specifications

and Constraints

for MCMs

Behavioral

Specifications

and Constraints

for FPGAs

Behavioral

Specifications

and Constraints

for ASICs

Technology

Database

Previous slide

Next slide

Back to first slide

View graphic version