Module Outline

• Motivations for using synthesis

• Necessary background

• What is meant by “synthesis”

• Synthesis tasks

• Synthesis from VHDL

• Using synthesis

• Synthesis in RASSP

• Summary

Previous slide

Next slide

Back to first slide

View graphic version