Slide 59 of 173
Notes:
Parallel fault simulation uses the word width of the computer on which it is run (say, N bits) to simulate N-1 faults in parallel. Bitwise logical operation of the computer are used to simulate the logical operation of the gates in the circuit. Special techniques for fault insertion at nodes where faults exist have been developed.
