Slide 76 of 173
Notes:
There are several fault models that can be used for IDDQ test generation. All of them operate at the logic or transistor level.
