Slide 97 of 173
Notes:
This figure shows the architecture of a boundary-scan-complaint chip. Note that the application logic of the chip itself may include DFT or BIST techniques (scan, BILBO, etc.) and this test logic is controlled by the boundary-scan TAP controller.
