References
[Lesser80] Lesser, J. D., J. J. Shedletsky, “An Experimental Delay Test Generator for LSI Logic,”, IEEE Transactions on Computers, March, 1980, pp. 235-248.
[Richards97] Richards, M., Gadient, A., Frank, G., eds. Rapid Prototyping of Application Specific Signal Processors, Kluwer Academic Publishers, Norwell, MA, 1997
[Sedmak95] Sedmak, R., J. Evans, “Tutorial on the RASSP Design-for-Test ability Methodology,” 2nd Annual RASSP Conference, 1995.
[Soden92] Soden, J. M., C. F. Hawkins, R. K. Gulati, and W. Mao, “IDDQ Testing: A Review,” Journal of Electronic Testing: Theory and Applications, 1992, pp. 5-17.
[MAbadir94] Abadir, M. S., “Hierarchical Design for Testability Tools for RASSP,” Supplemental presentation material for the Martin Marietta RASSP Semi-Annual Government Review, February, 23 & 24, 1994.
[Maxwell92] Maxwell, P. C., R. C. Aitken, “IDDQ Testing as a Component of a Test Suite: The Need for Several Fault Coverage Metrics,” Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 3, No. 4, December 1992, pp. 19-30.
[Maly87] Maly, W., “Realistic Fault Modeling for VLSI Testing,” Proceedings of the 24th ACM/IEEE Design Automation Conference, 1987, pp. 173-180.
[Malaiya86] Malaiya, Y. K., A. P. Jayasumana, R. Rajsuman, “A Detailed Examination of Bridging Faults,” IEEE, 1986, pp. 78-81.
[Williams83] Williams, T. W., K. P. Parker, “Design for Testability - A Survey,” Proceedings of the IEEE, Vol. 71, No. 1, January 1983, pp. 98 - 112.
[Waicukauski87] Waicukauski, J. A., et. al., “Transitional Fault Simulation,” IEEE Design & Test, April, 1987, pp. 32-38.